An Integrated Approach to Register Binding and Scheduling

| Code generation methods for DSP applications are hampered by the combination of tight timing constraints imposed by the performance requirements of DSP algorithms, and resource constraints imposed by a hardware architecture. In this paper, we present a method for register binding and instruction scheduling based on the exploitation and analysis of resource-and timing constraints. The analysis identiies sequencing constraints between operations additional to the precedence constraints. Without the explicit modeling of these sequencing constraints, a scheduler is often not capable of nding a solution that satisses the timing, resource and register constraints. The presented approach results in an eecient method of obtaining high quality instruction schedules with low register requirements.